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Abstract
© 2017 IEEE. Implementation of an efficient turbo decoder with low complexity, short delay and
insignificant performance degradation is currently a quite challenging task. The paper presents
an implementation of a 3GPP TS 36.212 LTE turbo decoder. The design of the turbo decoder has
been optimized to achieve efficient FPGA resource utilization. This design can be useful for
applications, which is critical to resource utilizations, but do not need high throughput.
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